Energy-efficient self-timed circuit design using supply voltage scaling - Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits, Devices and
نویسنده
چکیده
Abstract: Energy-efficient design for self-timed circuits is investigated. Null convention logic is employed to construct speed-independent self-timed circuits. For error-free computation, the supply voltage automatically tracks the input data rate so that the supply voltage can be kept as small as possible while maintaining the speed requirement. For error-tolerable computation, such as soft digital signal processing, further energy saving is achieved at the cost of signal-to-noise ratio when an ultralow supply voltage is applied. Cadence simulation shows that 40 to 70% power can be saved by introducing 15 to 11dB error in typical speech signal processing.
منابع مشابه
Threshold voltage based CMOS voltage reference - Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits, Devices and
The paper describes a CMOS voltage reference design that uses the temperature dependence of NMOS and PMOS threshold voltages to form a temperature-insensitive reference. No diodes or parasitic bipolar transistors are used. The circuit architecture accommodates a wide range of output voltages. A test chip is fabricated using a 0.5mm CMOS process. The prototype achieves a temperature coefficient ...
متن کاملHigh-reliability programmable CMOS WTA/LTA circuit of O(N) complexity using a single comparator - Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits, Devices and
A high reliability complementary metal–oxide–semiconductor (CMOS) winner-takes-all/ loser-takes-all circuit of O(N) complexity with programmable capability is designed. Based on the proposed architecture, the precision of the circuit is independent of the number of inputs. This circuit is easily programmed for WTA or LTA function by an enable signal, without modifying the circuit structure or p...
متن کاملFlexible embedded test solution for high-speed analogue front-end architectures - Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits, Devices and
A flexible embedded test solution for high-speed analogue front-end subsystems is presented. A novel concept of a flexible test solution that addresses virtual component test requirements in particular is introduced. The integration and application of the non-invasive digital test solution is demonstrated for a representative design. Its area overhead is assessed for different depths in on-chip...
متن کاملDigital to analogue converter based on single-electron tunnelling transistor - Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits, Devices and
A digital to analogue converter (DAC) based on a single-electron tunnelling transistor (SETT) is proposed. The proposed scheme fully utilises the Coulomb blockade effect and only a SETT and n+1 capacitors are necessary for an n-bit DAC implementation. Using this scheme, a 4-bit DAC is demonstrated by means of simulation.
متن کاملParasitic-compensated quadrature LC oscillator - Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits, Devices and
The paper presents a method for improving the phase noise performance of a CMOS quadrature LC oscillator through parasitic compensation. Owing to the parasitic resistance in the inductor, the LC oscillator suffers from a low Q-value, which degrades its phase noise performance. In this design, through the parasitic-compensation method, the LC oscillator will be made to oscillate at the frequency...
متن کامل